# The PROJECT variable must match the
# toplevel VHDL entity name
# and should match the directory name in the pnr directory

PROJECT = de1_and5

SOURCE_FILES = \
../../src/de1_and5_rtl.vhd \
../../src/MICH_GIBT_ES_NICHT.vhd

include ../makefile